Part Number Hot Search : 
PRMAG30M MG100 8L152 ECQU2AN 10GNSB MG100 2SK3653C 12058R2K
Product Description
Full Text Search
 

To Download SR2PARU Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  this is information on a product in full production. may 2014 docid026047 rev 2 1/22 sr2 6 pin smart reset? datasheet - production data features ? operating voltage 1.65 v to 5.5 v ? low supply current 1.5 a ? integrated test mode ? dual smart reset? push- button inputs with fixed extended reset setup delay (t src ) from 0.5 s to 10 s in 0.5 s steps (typ.), option with internal pull-up resistor ? push-button controlled reset pulse duration ? option 1: fully push-button controlled, no fixed or minimum pulse width guaranteed ? option 2: defined output reset pulse duration (t rec ), factory-programmed ? no power-on reset ? single reset output ? active low or active high ? push-pull or open drain with optional pull- up resistor ? fixed smart reset? inpu t logic voltage levels ? operating temperature: - 40 c to +85 c ? udfn6 package: 1.6 mm x 1.3 mm ? ecopack ? 2 (rohs compliant, halogen- free) applications ? wearable ? activity tracker ? smartwatch ? smartglasses udfn6 (1.6 x 1.3 mm) www.st.com
contents sr2 2/22 docid026047 rev 2 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 1.1 test mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1 power supply (v cc ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.2 ground (v ss ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.3 smart reset? input (sr0 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.4 smart reset? input (sr1 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.5 reset output (rst ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3 typical application diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5 typical operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 6 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 7 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 9 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 10 package marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 11 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
docid026047 rev 2 3/22 sr2 description 22 1 description the smart reset? devices provide a useful fe ature that ensures inadvertent short reset push-button closures do not cause system resets. this is done by implementing extended smart reset? input delay time (t src ) and combined push-button inputs, which together ensures a safe reset and eliminates the need for a specific dedicated reset button. this reset configuration prov ides versatility and allows th e application to distinguish between a software generated interrupt and a hard system reset. when the input push- button are connected to microcontroller interrupt inputs, and are closed for a short time, the processor can only be interrup ted. if the system still does not respond properly, continuing to keep the push-button closed for the extended setup time t src causes a hard reset of the processor through the reset output. the sr2 has two combined delayed smart reset? inputs (sr0 , sr1 ) with preset delayed smart reset? setup time (t src ). the reset output is asserted after both of the smart reset? inputs were held ac tive for the selected t src delay time. depending on selected option the rst output remains asserted either until at least one sr input goes to inactive logic level (i.e. neither fixed nor minimum reset pulse width is set) or the output reset pulse duration is fixed for t rec (i.e. factory-programmed). the reset output, rst , is active low or active high, push-pull or open drain with option al pull-up resistor. the device fully operates over a broad v cc range 1.65 v to 5.5 v. below 1.575 v typ. the inputs are ignored and outputs are deasserted; the deasserted reset ou tput levels are then valid down to 1.0 v. 1.1 test mode after pull of sr0 up to v test or more (v cc + 1.4 v, max.) we start counting initial shorten t src-ini (42 ms, typ.). after t src-ini expires, the rst output either goes down for t rec (if t rec option is used) or stays low as long as overvoltage on sr0 in detected (if t rec option is not used). this is a feedback and a user knows that the device is locked in the test mode. each time both sr inputs are connected to ground in test mode a shorten t src-short (21 ms, typ.) is used instead of long t src (0.5 s -10 s). retu rn from to normal mode is possible by a new startup of the device (i.e. v cc goes to 0 v and back to its original state). in this way the device can be quickly tested without repeating test mode triggering. advantage of this solution is pretty high glitch immunity, feedback to user about entry to the test mode and testability within full v cc range.
description sr2 4/22 docid026047 rev 2 figure 1. logic diagram figure 2. pin connections (top view) sr2 rst gnd v cc sr 0 sr1 gams2602141440sg 1 2 34 5 6 sr2 v ss nc v cc sr 0 rst sr 1 gams2602141445sg
docid026047 rev 2 5/22 sr2 description 22 figure 3. block diagram table 1. signal names pin name type description 1 v ss supply ground ground 2 sr1 input secondary push-button smart reset? input. active low. optional pull-up resistor 3 rst output reset output (open drain with optional pull-up resistor, active low) (push-pull ? active low or active high) 4 nc - not connected (not bon ded; should be connected to v ss ) 5 sr0 input primary push-button smart reset? i nput. active low. optional pull-up resistor 6 v cc supply voltage positive supply voltage for the device. a 0.1 f decoupling ceramic capacitor is recommended to be connected between v cc and v ss pins, as close to the sr2 device as possible w 65& jhqhudwru w 5(& jhqhudwru rswlrqdo 567 $1' 2yhuyrowdjhghwhfw  whvwprghwuljjhu 65 65  $09
pin descriptions sr2 6/22 docid026047 rev 2 2 pin descriptions 2.1 power supply (v cc ) this pin is used to provide power to the smart reset? device. a 0.1 f ceramic decoupling capacitor is recommended to be connected between the v cc and v ss pins, as close to the sr2 device as possible. 2.2 ground (v ss ) ground pin for the device. 2.3 smart reset? input (sr0 ) push-button smart reset? input is active low with optional pull-up resistor. both sr inputs need to be asserted simultaneously for at least t src to assert the reset output (rst ). by connecting a voltage higher than v cc to the sr0 the device enters a test mode (see section 1: description on page 3 for more information). 2.4 smart reset? input (sr1 ) push-button smart reset? input is active low with optional pull-up resistor. both sr inputs need to be asserted simultaneously for at least t src to assert the reset output (rst ). 2.5 reset output (rst ) rst is active low or active high, push-pull or open drain reset output with optional internal pull-up resistor. output reset puls e width is optional as follows: ? neither fixed nor minimum output reset pulse duration (releasing the push-button while reset output is active, causes the output to deassert); ? fixed, factory-programmed output reset pulse duration for t rec independent on smart reset? input state. if v cc drops below 1.575 v, the rst output is deasserted and its state is guaranteed down to 1 v (see figure 8 ).
docid026047 rev 2 7/22 sr2 typical application diagram 22 3 typical application diagram figure 4. single-button smart reset? typical hookup 1. external pull-up resistor requested if the reset output (rst ) is open drain type without internal pull-up. 2. external pull-up resistor requested if the smart reset? inputs (sr0 and sr1 ) have no internal pull-up. 3. when only one smart reset? input push-button is used, tie both the sr inputs together. v cc v cc v cc push -button switch mcu rst v ss v ss sr1 sr0 sr2 reset int / nmi gams2602141450sg (1) (2) (3)
typical application diagram sr2 8/22 docid026047 rev 2 figure 5. dual-button smart reset? typical hookup 1. external pull-up resistor requested if the reset output (rst ) is open drain type without internal pull-up. 2. external pull-up resistor requested if the smart reset? inputs (sr0 and sr1 ) have no internal pull-up. v cc v cc v cc push - button switch push -button switch mcu rst v ss v ss sr1 sr0 sr2 reset int / nmi gams2602141500sg (1) (2) (2)
docid026047 rev 2 9/22 sr2 timing waveforms 22 4 timing waveforms figure 6. option without t rec figure 7. option with t rec 9 && 65 567 65 9 9 *olwfk lppxqlw\ w 65& $09 9 9 6wduw wlphu (qg wlphu 3xvkexwwrq frqwuroohgrxwsxw $09 567 *olwfk lppxqlw\ 9 && 9 9 65 w 65& w 5(& 65 9 9
timing waveforms sr2 10/22 docid026047 rev 2 figure 8. undervoltage condition 1. if undervoltage occurs (v cc drops below 1.575 v typ.) while reset ou tput is active, the reset output is released and goes inactive. $0 9 && 65 567 65 9 9 9 9 9 9 9 9 9 w 65& 7lph v
docid026047 rev 2 11/22 sr2 typical operating characteristics 22 5 typical operating characteristics figure 9. supply current (i cc ) vs. temperature (t a ) figure 10. smart reset? delay (t src ) vs. temperature (t a ), t src = 7.5 s (typ.)          7hpshudwxuh ?& 6xsso\fxuuhqw, &&  ?$ 9 &&  9 9 &&  9 9 &&  9 $09          7hpshudwxuh ?& 6pduw5hvhw 70 ghod\w 65& v 9 &&  9 9 &&  9 9 &&  9 $09
typical operating characteristics sr2 12/22 docid026047 rev 2 figure 11. test mode entry voltage (v test ) vs. temperature (t a ) figure 12. initial test mode time (t src-ini ) vs. temperature (t a ) $0               7hpshudwxuh7 $  ?& 7hvwprghhqwu\yrowdjh9 7(67  9 9 &&  9 9 &&  9 9 &&  9 $0 7hpshudwxuh7 $  ?&              ,qlwldowhvwprghwlphw 65&b,1,  pv 9 &&  9 9 &&  9 9 &&  9
docid026047 rev 2 13/22 sr2 maximum ratings 22 6 maximum ratings stressing the device ab ove the rating listed in table 2: absolute maximum ratings may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other conditions above those indicated in table 3: operating and measurement conditions of this specification is not imp lied. exposure to absolute maximum rating conditions for extended periods may af fect device reliability. refer also to the stmicroelectronics? sure program and other relevant quality documents. table 2. absolute maximum ratings symbol parameter value unit t stg storage temperature (v cc off) -55 to +150 c t sld (1) 1. reflow at peak temperature of 260 c. the time above 255 c must not exceed 30 seconds. lead solder temperature for 10 seconds 260 c v io input or output voltage -0.3 to 5.5 (2) 2. for push-pull rst output type only from -0.3 v to v cc +0.3 v. v v cc supply voltage -0.3 to 7 v esd v hbm electrostatic discharge protec tion, human body model (jesd22- a114-b level 2) 2kv v rcdm electrostatic discharge protection, charged device model, all pins 1 kv v mm electrostatic discharge protection, machine model, all pins (jesd22-a115-a level a) 200 v latch-up (v cc pin, sr0 reset input pin) eia/jesd78 -
dc and ac parameters sr2 14/22 docid026047 rev 2 7 dc and ac parameters this section summarizes the operating measurement conditions, and the dc and ac characteristics of the de vice. the parameters in table 4: dc and ac characteristic that follow, are derived from tests performed under the measurement conditions summarized in table 3: operating and measurement conditions . designers should check that the operating conditions in their circuit match the operati ng conditions when relying on the quoted parameters. table 3. operating and measurement conditions symbol parameter value unit v cc supply voltage 1.65 to 5.5 v t a ambient operating temperature -40 to +85 c
docid026047 rev 2 15/22 sr2 dc and ac parameters 22 table 4. dc and ac characteristic symbol parameter test conditions (1) min. typ. (2) max. unit v cc supply voltage (3) 1.65 5.5 v i cc supply current (inputs in their inactive state, t src counter is not running) v cc = 3.0 v 1.1 2.5 a v cc = 5.0 v 1.5 3.0 a v ol reset output voltage low v cc ? 4.5 v, sinking 3.2 ma 0.3 v v cc ? 3.3 v, sinking 2.5 ma 0.3 v v cc ? 1.65 v, sinking 1 ma 0.3 v v oh reset output voltage high (push-pull output only) v cc ? 4.5 v, i source = 0.8 ma 0.8 v cc v v cc ? 2.7 v, i source = 0.5 ma 0.8 v cc v v cc ? 1.65 v, i source = 0.25 ma 0.8 v cc v t rec reset timeout delay, factory-programmed (device option) 240 360 480 ms r puo internal output pull-up resistor on rst (device option) 65 k ? i lo output leakage current v rst = 5.5 v, open drain device option without output pull-up resistor -0.1 0.1 a smart reset tm t src smart reset? delay t a = -40 to +85 c 0.8 x t src t src (4) 1.2 x t src s t a = 25 c 0.9 x t src 1.1 x t src v il sr0 , sr1 input voltage low v ss -0.3 0.3 v v ih sr0 , sr1 input voltage high 0.85 5.5 v i li sr0 , sr1 input leakage current -0.1 0.1 a input glitch immunity (5) sr0 and sr1 asserted t src s test mode v test test mode entry voltage v cc +0.9 v cc +1.1 v cc +1.4 v t src-ini initial test mode time 28 42 56 ms t src- short shorten smart reset? delay 16.8 21 25.2 ms 1. valid for ambient operating temperature t a = -40 to +85 c, v cc = 1.65 to 5.5 v. 2. typical values are at 25 c and v cc = 3.3 v unless otherwise noted. 3. reset outputs are deasserted below 1.575 v typ. and remain deasserted down to v cc = 1 v. 4. factory-programmable in the range of 0.5 s to 10 s typ. in 0.5 s steps (see table 7 for available delays). 5. input glitch immunity is equal to t src , when both inputs (sr0 and sr1 ) are low. otherwise infinite.
package information sr2 16/22 docid026047 rev 2 8 package information in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions a nd product status are available at: www.st.com . ecopack ? is an st trademark. figure 13. package outline for udfn6 1.6 x 1.3 x 0.55 mm, 0.40 mm pitch (  &  & 3,1,1'(;$5($ '[( $  & [ / [  %277209,(:  e [ 6,'(9,(:  h   & 7239,(: [ $  & $ %  & 6($7,1* 3/$1( & 3,1,1'(;$5($ '[( ' [ % $ $0
docid026047 rev 2 17/22 sr2 package information 22 figure 14. footprint recommendation for udfn6 1.6 x 1.3 x 0.55 mm, 0.40 mm pitch table 5. mechanical data for udfn 6 1.6 x 1.3 x 0.55 mm, 0.40 mm pitch symbol dimensions note drawing (millimeters) drawing (inches) min. typ. max. min. typ. max. a 0.50 0.55 0.60 0.020 0.022 0.024 a1 0.00 0.02 0.05 0.0000 0.0008 0.0020 b 0.15 0.20 0.25 0.006 0.008 0.010 d 1.30 bsc 0.051 bsc e 1.60 bsc 0.063 bsc e 0.40 bsc 0.016 bsc l 0.250 0.325 0.400 0.0098 0.0128 0.0157 n6 6 $0    
package information sr2 18/22 docid026047 rev 2 figure 15. carrier tape for udfn6 1.6 x 1.3 x 0.55 mm 1. measured from centreline of sprocket hole to centreline of pocket. 2. cumulative tolerance of 10 sprocket holes is 0.20. 3. measured from centreline of sprocket hole to centreline of pocket. 4. other material available. 5. typical sr of formed tape max. 10 9 ?? sq. 6. all dimensions in millimeters unless otherwise stated. figure 16. pin 1 orientation  $0 : 3r 3 )  ( ? $r 7 ? .r & / 6(&7,21<< 5() ? %r $r ? %r ? .r ? ) ? 3 ? : ? ?  3 ?  < < ' ?? $0 8vhugluhfwlrqriihhg
docid026047 rev 2 19/22 sr2 part numbering 22 9 part numbering table 6. ordering information scheme example: sr2 h a r u device type sr2 smart reset? set up delay (t src ) (1) 1. smart reset tm delay (t src ) is available from 0.5 s to 10 s in 0.5 s steps (typ.). minimum order quantities may apply. contact local sales office for availability. h = factory programmable t src = 4.0 s, no pull-up l = factory programmable t src = 6.0 s, no pull-up p = factory programmable t src = 7.5 s, no pull-up u = factory programmable t src = 10.0 s, no pull-up outputs type a = open drain, no pull-up, active low reset timeout period (t rec ) b = factory programmable t rec = 360 ms (typ.) r = push-button controlled package dl = udfn6
package marking information sr2 20/22 docid026047 rev 2 10 package marking information figure 17. package marking (top view) table 7. package marking part number t src (s) smart reset? inputs (1) 1. al = active low. output type (2) 2. od = open drain, al = active low. t rec option (ms) (3) 3. no t rec = push-button controlled reset pulse width. package topmark sr2haru 4.0 al od, al no t rec udfn6 ha sr2labu 6.0 al od, al 360 udfn6 lc sr2laru 6.0 al od, al no t rec udfn6 la SR2PARU 7.5 al od, al no t rec udfn6 pa sr2uabu 10.0 al od, al 360 udfn6 uc sr2uaru 10.0 al od, al no t rec udfn6 ua $ % $0 $ grw slquhihuhqfh % pdunlqjduhd wrspdun
docid026047 rev 2 21/22 sr2 revision history 22 11 revision history table 8. document revision history date revision changes 10-mar-2014 1 initial release 13-may-2014 2 modified: t rec values table 4 on page 15 updated: table 6 on page 19
sr2 22/22 docid026047 rev 2 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. st products are not designed or authorized for use in: (a) safety critical applications such as life supporting, active implanted devices or systems wi th product functional safety requirements; (b) aeronautic applications; (c) automotive applications or environments, and/or (d) aerospace applications or environments. where st products are not designed for such use, the purchaser shall use products at purchaser?s sole risk, even if st has been informed in writing of such usage, unless a product is expressly designated by st as being intended for ?automotive, automotive safety or medical? industry domains according to st product design specifications. products formally escc, qml or jan qualified are deemed suitable for use in aerospace by the corresponding governmental agency. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2014 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com


▲Up To Search▲   

 
Price & Availability of SR2PARU

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X